The Phantom Menace: Intel ME Manufacturing Mode

Mark Ermolov & Maxim Goryachy

About us

Mark Ermolov

Security Researcher at Positive Technologies Twitter: @_markel____ e-mail: mermolov[at]ptsecurity[dot]com

Maxim Goryachy Security Researcher at Positive Technologies Twitter: h0t_max e-mail: mgoryachy[at]ptsecurity[dot]com

POSITIVE TECHNOLOGIES



Motivation & Retrospective

We found the unsigned code execution in Intel ME 11 (INTEL-SA-00086)*

*How to Hack a Turned-Off Computer, or Running Unsigned Code in Intel Management Engine

Need write access to ME-region for exploitation

We were looking for a solution...

Found several undocumented HECI commands that allow rewriting ME-Region

Agenda

- Intel-SA-00086 Overview
- Write Protection Bypass
- Communication Protocol
- Manufacturing Mode
- Platform Restart
- What Can Users Do?

Intel-SA-00086 Overview

Intel ME Overview

- Undocumented Intel technology with proprietary firmware
- Root of trust for almost all modern Intel security features
- Has full access to all platform hardware
- Has hardware capabilities for interception of all user activity
- Controls all stages of platform operating cycle

Intel-SA-00086 Vulnerability

- CVSSv3: AV:L/AC:L/PR:H/UI:N/S:C/C:H/I:H/A:H (8.2 High)
- Attacker needs write access to MFS partition of ME SPI region
- Affected Intel® Management Engine (ME), Intel® Server Platform Services (SPS), and Intel® Trusted Execution Engine (TXE)

Affected Products

- 6th, 7th & 8th Generation Intel[®] Core[™] Processor Family
- Intel[®] Xeon[®] Processor E3-1200 v5 & v6 Product Family
- Intel[®] Xeon[®] Processor Scalable Family
- Intel[®] Xeon[®] Processor W Family
- Intel[®] Atom[®] C3000 Processor Family
- Apollo Lake Intel[®] Atom Processor E3900 series
- Apollo Lake Intel[®] Pentium[™]
- Celeron[™] N and J series Processors

Intel-SA-00086: PoC

JTAG PoC for the Gigabyte Brix GP-BPCE-3350C platform

https://github.com/ptresearch/IntelTXE-PoC



Write Protection Bypass

Ways to Rewrite ME SPI Region

- Mistakes of SPI flash regions settings in SPI flash descriptor
- Via HMR-FPO HECI message
 - ✓ Manufacture mode
 - ✓ Attack on UEFI setup variable
 - ✓ DMA attack
- Security Descriptor Override jumper
- SPI programmer

SPI-Flash Layout



SPI-Flash Region Access Permissions

24.3.21	Flash 50h	Region	Access Permissions (CSXE_FRACC)-Offset
	Access	Method	
	Type: ME (Size: 32	M Register bits)	Device: Function:
	Default	: 404h	
ast SPI			(intel)
	Bit Range	Default & Access	Field Name (ID): Description
	31:24	0h RW/L	CSME Master Write Access Grant (MEMWAG): Each bit [31:24] corresponds to Master[7:0]. CSME can grant one or more masters write access to the CSxE region 2 overriding the permissions in the Flash Descriptor. Bits for unassigned masters are reserved.
	23:16	0h RW/L	CSME Master Read Access Grant (MEMRAG): Each bit [23:16] corresponds to Master[7:0]. CSME can grant one or more masters read access to the CSME region 2 overriding the read permissions in the Flash Descriptor. Bits for unassigned masters are reserved.
	15:8	4h RO/V	CSME Region Write Access (MERWA): Each bit [15:8] corresponds to Regions [7:0]. If the bit is set, this master can erase and write that particular region through register accesses. The contents of this register are that of the Flash Descriptor.Flash Master 2.Master Region Write Access OR a particular master has granted CSME write permissions in their Master Write Access Grant register OR the Flash Descriptor Security Override strap is set. CSME always have the write access to its own Region 2 by default. See also CM_WAP
	7:0	4h RO/V	CSME Region Read Access (MERRA): Each bit [7:0] corresponds to Regions [7:0]. If the bit is set, this master can read that particular region through register accesses. The contents of this register are that of the Flash Descriptor.Flash Master 2.Master Region Read Access OR a particular master has granted CSME read permissions in their Master Read Access Grant register OR the Flash Descriptor Security Override strap is set. CSME always have the read access to its own Region 2 by default. See also CM_RAP

SPI-Flash Access Control: Good Case

TO	DESC	BIOS	ME	GBE
DESC	NA	NA	NA	NA
BIOS	R	R/W	_/_	-/-
ME	R	R	R/W	R
GBE	_/_	_/_	_/_	R/W

SPI-Flash Access Control: Bad Case

TO	DESC	BIOS	ME	GBE
DESC	R/W	NA	NA	NA
BIOS	R/W	R/W	R/W	R/W
ME	R/W	R/W	R/W	R/W
GBE	R/W	R/W	R/W	R/W

ME-Region Permissions: Wild World

Model	Read	Write
ASUS Z170-A	-	
Gigabyte Brix 3350C	+	+
Gigabyte Brix 6300	+	+
Gigabyte Z97M	+	+
Gigabyte B360	+	+
Lenovo Yoga	-	-
Lenovo ThinkPad x260	-	-
Apple	+	-
Intel NUC	-	

"Magic" Jumper

FAQ and Troubleshooting



- *Q:* How can I overwrite the descriptor when FPT does not have write access? How can I overwrite a region that is locked down by descriptor protections? How do I write to flash space that is not defined by the descriptor?
- **A:** By asserting HDA_SDO (flash descriptor override strap) low on the rising edge of PWROK, you can read, write and erase all of SPI flash space regardless of descriptor protections. Any protections imposed by BIOS or directly to the SPI flash part still apply. This should only be used in debug or manufacturing environments. End customers should **NOT** receive systems with this strap engaged.



PCH Strap Table			necessary	
Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR Different from Calpella	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ SPKR R157 *1K 4O+3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	H R609 +3V R621 10K 4 PCI_GNT3# (9)
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R524 330K 4O+3V_RTC
HDA_SDO	Flash Descriptor Security Only for Interposer	PWROK	0 = effective(Default: weak pull down) 1 = Override	ACZ_SDOUT R155
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	GNT1# GNT0# Boot Location	[Need external pull-down for LPC BIOS]
GPIO19 Different from Calpella	Boot BIOS Selection 0 [bit-0]	PWROK	Ó Ó ĽPĊ	R618

ME FW Overwrite

	Advar	Aptio Setup nced	Utility	– Copyr:	ight	(C) 2016	Americ
Me FW	Image	Re-Flash		[Disa	abled]		
				Me FW Disabled Enabled	Image	Re-Flas	

Communication Protocol

Management Engine Interface (MEI)

- Formerly called HECI (Host-Embedded Communication Interface)
- From host's view it is internal PCI device with BDF 0:22:0(1)
- Communication performed using ring buffers accessed by MMIO registers of MEI
- ME applications communicate with host applications through MEI using unique client IDs hardcoded in firmware
- Each client ID defines the structure of messages passing through MEI

HMR FPO Enable MKHI Command

- HMR FPO Host ME Region Flash Protection Override
- It has MKHI command ID 0x01, from the group MKHI_GROUP_ID_HMRFPO (0x05)
- The binary sequence sent to MEI is: 0x800c0007 0x00000105 0x00000000 0x00000000
- It can be sent only if End of Post command has not been sent yet
- It takes effect after next reboot and works only before subsequent reboot
- If the command is in effect, ME region on SPI flash can be written from host ignoring flash descriptor master access settings

HMR FPO Enable MKHI Command

- HMR FPO Host ME Region Flash Protection Override
- It has MKHI command ID 0x01, from the group MKHI_GROUP_ID_HMRFPO (0x05)
- The binary
- y sequence sent to MEI is: 0x800c0007 0x00000105 0x00000000 0x00000000
- It can be sent only if **End of Post** command has not been sent yet
- It takes effect after next reboot and works only before subsequent reboot
- If the command is in effect, ME region on SPI flash can be written from host ignoring flash descriptor master access settings

System Loading: "Normal" Way



System Loading: Real Way



- HMR
- FPO Host ME Region Flash Protection Override
 It has Mc and a and a citle, from Ge a Mc and a citle.
- The binary sequence sent to MEI is: 0x800c0007 0x00000105 0x00000000 0x00000000
- It can be sent only if End of Post command has not been sent yet
- It takes effect after next reboot and works only before subsequent reboot
- If the command is in effect, ME region on SPI flash can be written from host ignoring flash descriptor master access settings

ME FW Manufacture mode

- A special initial mode of ME Firmware designed for platform testing by vendors *
- Allows set-up BootGuard, ISH and other important PCH settings
- Indicated by bit #4 of HFS MEI register (0x40 MEI config space offset)
- Intel an added auto-disabling feature for ME 11+ (if access mask is set)
- On same platform stored in one-time-programmable memory (FUSEs)

home/mca/[5]					
1: iF=070 m=dNIrwxr-x	u=0046 g=001	EE s=1DEF2070.4A32	.D29AC77F .	<dir></dir>	Non-I
2: iF=008 m=dNIr-xr-xr-x	u=0000 g=000	00 s=10000008.0000	.0000000	<dir></dir>	Non-I
3: iF=071 m= NIrw-r	u=0000 g=001	EE s=137D3071.06F6	.9D4401C2 eom	1	Non-I
4: iF=072 m= NIrw-rr	u=0046 g=001	EE s=1E234072.6FE5	.A11D54CB manuf	lock 1	Non-I
5: iF=03B m= NIrwxr	u=0000 g=00B	EE s=10B0E03B.1A3B	.17744312 deplo	y 32	Non-I

Flash Descriptor: Unlock



We found that Apple laptops on Intel chipsets are running in Manufacturing Mode

Restriction

Apple's computers contain an additional check in the UEFI, which runs when the UEFI is launched and blocks startup of the system if the ME region has been opened with HMRFPO

Platform Restart

Platform Reset: CPU Side

PMC Controller (D31:F2)											Ċ		te	
	Type: C (Size: 32	FG Register 2 bits)			De Fui	vice: 31 nction: 2									
	Defaul	t: 0h													
	3 1	2 8	2 4	2 0		1 6		1 2		8			4		0
	0 0 0	0 0 0 0	0 0 0	0 0	0 0	0 0 0	0 0	0 0	0 0	0 0	0	0	0 0	0	0 0
	CF9LOCK	RSVD	PB_DIS_LOCK	CF9GR					RSVD						
	Bit Range	Default & Access				Field	Name	(ID): [escrip	otion					
	31	0h RW/V/L	CF9h 1 = Cl is rese are no In ma defaul to '1'.	Lockd F9h Gle et by a ot appli nufact t '0'. I	lown obal I CF9f icable uring n all	(CF9L0 Reset bit reset c e). /debug other en	DCK): t RO. 1 or RSM enviro	: 0 = 0 When IRST# onmer ments	CF9h set, t asse ts thi , BIO	Globa this bi ertion s bit : S mu	al Re it be (oth shou st pr	eset econ her uld l rogr	bit I nes I rese be le ram	R/W RO t ty eft a this	i. and pes is bit
	30:25	0h RO	Reserve	d.											
	24	0h RW/L	Powe bit car set to	r Butt not be 1, the	on D e cha PM_	isable nged un CFG*.PE	L ock til the 3_DIS	(PB_ e next bit ca	DIS_ globa n no	LOCI al rese longe	K): et. V er be	Onc Vhe e ch	e se n thi ange	t, t is b ed.	his it is
	23:21	0h RO	Reserve	d.											
	20	0h RW/L	CF9h only r 1 = A Host a It is re boot s loadin This re registe assert	Globa eset th CF9h and the ecomm equen g the (egister er is no ion.	I Res the Ho write ME thende ce, a OS in this lo ot res	set (CF st partition partition ed that E nd then both ar cked by set by a	PGR): ion. Eh w s. IOS s clear ME E the C CF9h	: 0 = / ill cau should it and nable F9 Lo reset.	A CF9 set t set t d and ckdov . It is	h wrif Globa his bi he CF I a ME vn (CI reset	te of I Re t ea 9LC E Dis F9LC	f 6h set rly 0 OCK sabl OCK RSN	or I of bo bit p ed s) bit 1RST	Eh v oth oth orio yste . Th F#	vill the e r to em. nis
	19:0	0h RO	Reserve	d.											

Platform Reset Type

	ME	CPU
Global Reset	+	+
Soft Reset		+
???	+	

ME Rest HECI Command

- It has MKHI command ID 0x0b, from the group 00
- The binary sequence sent to MEI is: 0x80060007
 0x0000b00 0x0000300
- Command can be sent at any time, even after EOP

Write Protection Bypass



*Need access to HECI device

**Need access to SPI device



CVE-2018-4251

🗉 … 🖂 🏠

CVE-2018-4183: Dan Bastone and Eric Rafaloff of Gotham Digital Science

Entry added July 11, 2018

Firmware

Available for: macOS High Sierra 10.13.4

Impact: A malicious application with root privileges may be able to modify the EFI flash memory region

Description: A device configuration issue was addressed with an updated configuration.

CVE-2018-4251: Maxim Goryachy and Mark Ermolov

INTEL-SA-00086 + CVE-2018-4251

Local vector for exploitation of INTEL-SA-00086, which enables running arbitrary code in Intel ME

What Can Users Do?

Detection: MEInfo

Administrator: Command Prompt		-	×
D:\fpt>TXEInfoWin64.exe -fwsts			
Intel(R) TXEInfo Version: 3.1.50.2222 Copyright(C) 2005 - 2017, Intel Corporatio	n. All rights reserved.		
FW Status Register1: 0x80000255 FW Status Register2: 0x09030400 FW Status Register3: 0x30850608 FW Status Register4: 0x00080000 FW Status Register5: 0x00000000 FW Status Register6: 0x00000000			
CurrentState: ManufacturingMode: FlashPartition: OperationalState:	Normal Enabled Valid CM0 with UMA		
InitComplete: BUPLoadState: ErrorCode: ModeOfOperation: SPI Flash Log:	Complete Success No Error Normal Not Present		
Phase: TXE File System Corrupted: PhaseStatus: FPF and TXE Config Status:	ROM/Preboot No INIT_SUSRAM Not committed		
D:\fpt>			~

Detection: Mmdetect

Administrator: Command Prompt	-	×
<pre>c:\Python27> c:\Python27>python e:\Work\CSME\tools\mmdetect\mmdetect.py [!] PCIUtils not found. Do you want install automatically (Y/N) [N]Y [+] PCIUtils downloaded successfully [+] PCIUtils extracted successfully [+] Intel ME device found: 00:16.0</pre>		
[!] THIS SYSTEM IS VULNERABLE!!!		
c:\Python27>		
		~

https://github.com/ptresearch/mmdetect

Detection: CHIPSEC

📮 chipsec / chipsec		⊙ Watch ▼	207	★ Star	1,633
<> Code (!) Issues (74 🕅 Pull requests 10 🔲 Projects 0 🗐 Wiki 📊 Insigh	nts			
Releases Tags					
Latest release ♡ v1.3.6 -	Chipsec v1.3.6 ErikBjorge released this 3 days ago Assets 2				
	 Source code (zip) Source code (tar.gz) 				
	 New or Updated Modules: Updated memconfig to only check registers that are defined to updated common.bios_smi to check controls not register. Added me_mfg_mode module Added support for LoJax detection Updated common.spi_lock test support Added sgx_check module and register definitions Updates to DCI support in debugenabled module 	ned by the p rs	latform		

https://github.com/chipsec/chipsec/releases/tag/v1.3.6

Disabling Manufacturing Mode

Administrator: Command Prompt × d:\fpt_spt>FPTW64.exe -closemnf no Intel (R) Flash Programming Tool. Version: 11.8.50.3460 Copyright (c) 2007 - 2017, Intel Corporation. All rights reserved. Reading HSFSTS register... Flash Descriptor: Valid --- Flash Devices Found ---Size: 16384KB (131072Kb) W250128FV ID:0xEF4018 Setting the ME Manufacturing Mode Done bit was successful. Warning: Do you really want to lock the flash regions? Y/<N> or q to quit : y Region Access Permissions were set successfully. FPT Operation Successful. d:\fpt_spt>_

Q & A

https://github.com/ptresearch http://blog.ptsecurity.com